

REMARKS/ARGUMENTS

Reconsideration and allowance are respectfully requested. No new matter is added.

Claim Rejections

Claims 1, 3-9, and 11-15 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 5,781,799 to Leger, et al. (“Leger”) in view of U.S. publication no. 2003/0033454 A1 to Walker et al. (“Walker”), and further in view of U.S. Patent No. 6,870,929 to Greene (“Greene”). Applicant respectfully traverses this rejection.

Response to Examiner’s Arguments

Applicant respectfully responds to the arguments set forth on pages 12-14 of the Office Action.

Regarding Walker and Leger, the Office Action argues on page 12 that:

Walker shows that at least one of the ports can be connected to a dedicated module. Further, Leger teaches DMA controllers connected in a daisy-chain configuration. One could reasonably have the initial DMA controller connected to a system bus on one end and to another DMA controller on another.

But, Walker discloses that the ports of a DMA controller can be connected to other types of modules such as a processor, memory, or bus, without occupying the system bus. Walker, paragraphs 0009 and 0011. There is no teaching or suggestion in Walker of connecting two DMA controllers together. This does not translate to connecting the input and output buffers of two DMA controllers together – in the case of Walker, the DMA controller is only connected to devices that it is instructed by (processor) or that it reads/writes (memory) – this is functionally and structurally a very different concept from connecting two DMA controllers together. Moreover, while Leger discloses daisy-chaining DMA controllers together, these are daisy-chained only by a *multi-chip negotiation line* connected between MAckIn and MAckOut connections. Leger, Fig. 2; col. 9, lines 24-31. These MAckIn and MAckOut connections are not the recited input and output buffers (nor does the Office Action allege that they are). Thus, at best, combining Leger with Walker might arguably result in a collection of DMA controllers that

have their negotiation lines daisy-chained together, but not their input/output buffers configured as recited in claim 1.

Regarding Greene, the Office Action further argues on page 13 that:

...the intention of combining Greene with Leger and Walker was ... to add pipelined processing to a DMA system.

...

Examiner respectfully submits that a better motivation is shown in the rejection above (specifically, that a pipelined arrangement can produce a higher throughput).

Applicant respectfully responds that there is no evidence that using a pipelined arrangement in a DMA system would provide higher throughput. The Office Action seems to rely on the assumption that a pipelines system always provides higher throughput than a non-pipelined system. To the contrary, there are many systems in which a parallel architecture might provide higher throughput than a pipelined (serial) architecture. For example, massively parallel-processing computer systems are often used because of their extremely high throughput.

All that can be gleaned from Greene is that, in solving the encryption problem particular to that patent, a pipelined encryption system is alleged to be efficient. There is no reason to believe from the teachings of Greene that pipelining in a completely different system having a completely different function – encryption versus memory management – would (1) result in a higher throughput system, or (2) operate at all, especially without significant experimentation. In other words, there is neither a motivation nor an expectation of success, based on the teachings of Greene, Leger, or Walker, to “pipeline” or “daisy chain” (to use the words of the Office Action), the input/output buffers of DMA controllers. And, even though Greene, Walker, and Leger may all be directed to “data processing” (as alleged by the Office Action), data processing is a broad category, and the reality is that these references are directed to very different types of data processing – i.e., memory management versus pipelined encryption. Following the Office Action’s arguments and assumptions to their logical conclusion would mean it were obvious to improve throughput by pipelining *any* elements of *any* data processing system. It is, of course, not that simple, because pipelining sometimes slow things down. This is why, for example, parallel-processing computing systems exist.

Moreover, while the Office Action insists that it does not propose adding encryption to Leger and Walker, the Office Action at p. 7 still proposes “to include the combinational sections and pipeline registers of Greene ‘929 because the chain of combinational sections and pipeline registers can enhance the overall performance of the data processing and transfer.” Applicant respectfully submits, however, that the combinational sections of Greene (i.e., the encryption components) have nothing to do with the DMA functionality of Leger and Walker. The Office Action is again proposing (despite the remarks in the response portion of the Office Action) modifying Leger and Walker to include the encryption functionality of Greene. In any event, as explained above, there is no reason to believe that using pipeline processing in a DMA system would provide improved performance.

Applicant directly addresses the particular rejections below.

Independent Claim 1

Leger

Independent claim 1 recites:

coupling said respective DMA modules over a data transfer facility in a chain arrangement where each DMA module, other than the last in the chain, has its respective output buffers coupled to the input buffer of another of said DMA modules downstream in the chain and each of said DMA modules, other than the first in the chain, has its respective input buffer coupled to the output buffer of another of said DMA modules upstream in the chain....

and further recites:

when said reading of data from the respective IP block into the output buffer of the DMA module is completed, the data in the output buffer of the DMA module are transferred to the input buffer of the DMA module downstream in the chain or, in the case of the last DMA module in the chain, are provided as output data....

The Office Action compares the recited DMA modules with DMA controllers 20 of Leger (Fig. 2), alleging that the DMA controllers 20 are connected in a daisy chain. However, as

conceded by the Office Action, Leger fails to teach or suggest (1) coupling input and output buffers of DMA modules in a chain, and (2) transferring the recited data from the output buffer of one DMA to the input buffer of another DMA, as recited in claim 1.

Leger plus Walker

Instead, the Office Action alleges that it would have been obvious to modify Leger to incorporate input and output buffers that are allegedly part of the multi-port DMA 5 of Walker (Fig. 2) into each of the DMA controllers 20 of Leger, so as to facilitate coupling between DMA modules. The alleged motivation for modifying Leger would be to enable other modules to access the system bus while a DMA controller is handling a transfer between two modules (referring to Walker at paragraph 5, lines 2-6).

However, Walker at paragraph 5 is not concerned with transferring data between two DMA controllers, as alleged by the Office Action, but rather discusses the problems that arise when a DMA controller handles a transfer between two “modules,” or locations. See also Walker paragraphs 0009 and 0011, which discuss how a DMA controller can perform a data transfer between two locations, such as a processor, memory, or bus, without occupying the system bus. In this case, there is nothing to teach or suggest that the two modules, or locations, are two DMA controllers that are communicating with each other. In fact, Walker does not even teach or suggest using more than one DMA controller.

The Office Action responds to the above argument by stating that “the coupling of DMA ports as shown in Walker *could* be used to ensure the transfer of data between said ports, which could be interpreted as modules.” Office Action, numbered paragraph 13 (*italics added*). Applicant respectfully disagrees, for the following reasons.

First, while Walker does disclose connecting any of ports A, B, C, and D together, these ports are all part of the same DMA controller. Thus, this never teaches or suggests connecting different DMA controllers together. When combined with Walker, Leger at best teaches using a multi-port DMA controller in which the controller’s ports are connected together.

Second, it is respectfully submitted that the above-quoted response in the Office Action is mere speculation, without support from Walker or any other source. The reasoning of the Office Action implies the absurd conclusion that anything *could* be connected to anything else. In fact,

Walker does not teach or suggest connecting the ports of the DMA controller to anything other than (1) other ports of that same DMA controller, or (2) other types of modules. There is nothing in Walker to teach, suggest, or even imply chaining together multiple DMA controllers, or that the other modules could be other DMA controllers. Walker does not envision a need for multiple DMA controllers.

Thus, even if Leger were somehow modified with the buffers of Walker as proposed, this still would not result in a system where two DMA controllers are coupled together in the manner claimed.

Applicant further respectfully disagrees with the stated reasoning for modifying Leger with Walker. The Office Action states that it would have been obvious to modify Leger with Walker “because the addition of an input buffer and an output buffer can facilitate coupling between two DMA modules.” This is a circular argument, because the argument assumes that Leger or Walker teaches coupling between two DMA modules. As previously explained, Walker does not teach or suggest coupling a port of the DMA module with another DMA module; there is no other DMA module in Walker. Thus, the resulting modified Leger/Walker system still would not couple the ports of multiple DMA modules together.

The Office Action goes on to state that the motivation for modifying Leger with Walker “would have been to mitigate the typical disadvantage of conventional DMA controllers, wherein said conventional DMA controller acquires complete control of a bus.” But this alleged motivation is taken from Walker, which again, does not teach or suggest coupling multiple DMA controllers together. Thus, this alleged reasoning does not explain why or how one would arrive at DMA modules coupled together as claimed. In fact, Walker alleges being capable of mitigating the bus control issue with only a single DMA controller.

Leger plus Walker, plus Greene

The Office Action further relies on Greene for the feature of the DMA modules being coupled in a chain as recited. Greene uses a plurality of cipher stages 802 arranged in a pipeline to perform data encryption. Each cipher stage 802 includes a combinational section 804 and a pipeline register 806 (see Fig. 8). The Office Action alleges that it would have been obvious to modify the data-exchanging method of Leger/Walker to include the combinational sections and

pipeline registers of Greene, because the chain of such combinational sections and pipeline registers would enhance the overall performance of the data processing transfer. The alleged motivation would be to provide a higher throughput (referring to col. 4, lines 42-43 of Greene).

However, as explained above, there is no evidence that using a pipelined arrangement in a DMA system in the same manner as the encryption elements are pipeline in Green would be expected to result in higher throughput, or would even be expected to work at all.

Moreover, despite the insistence to the contrary at page 14 of the Office Action, it appears that the Office Action proposes to add the pipelined elements 804 of the cipher stages 802 of Greene to the Leger/Walker system. Applicant again respectfully submits that, even though DMA and encryption functions both involve the processing of data, one cannot simply transplant the various pipelined encryption elements from the Greene encryption system into the Leger/Walker DMA system and expect it to work. Moreover, the Office Action has not cited any valid reason why one would have wanted to add encryption to a DMA system in the first place.

As Applicant has also previously argued, the addition of the encryption elements of Greene to the Leger/Walker system would, if anything, have the opposite effect as alleged by the Office Action. In fact, if the combined system worked at all, the addition of an encryption function to the DMA must surely result in *lower throughput* than the pure DMA function alone. Therefore, it is respectfully submitted that the alleged reasoning for modifying Walker/Leger with Greene – to speed up the Walker/Leger system – is flawed.

Conclusion

For at least these reasons, it is submitted that claim 1 is allowable over Leger, Walker, and Greene, either alone or in combination.

Independent Claims 5 and 11

Independent claims 5 and 11 are also allowable over Leger, Walker, and Greene for at least similar reasons as discussed above with regard to claim 1.

Dependent Claims

The dependent claims are also allowable by virtue of depending from allowable independent claims, and further in view of the additional features recited therein.

Conclusion

All rejections having been addressed, Applicant respectfully submits that the present application is in condition for allowance, and respectfully solicits prompt notification of the same. Should the Examiner have any questions, the Examiner is invited to contact the undersigned at the number below.

Respectfully submitted,
BANNER & WITCOFF, LTD.

Dated: November 15, 2010

By: /Jordan N. Bodner/
Jordan N. Bodner
Registration No. 42,338

1100 13th Street, N.W., Suite 1200
Washington, D.C. 20005-4051
Tel: (202) 824-3000
Fax: (202) 824-3001